

Attorney Docket No.: CYPR-CD00055.US.P

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**  
**Patent Application**

I hereby certify that this transmittal of the below described documents is being deposited with the United States Postal Service in an envelope bearing Express Mail Postage and an Express Mail label, with the below serial number, addressed to the Commissioner of Patents and Trademarks, Washington, D.C., 20231, on the below date of deposit.			
Express Mail Label No.:	EL709925872US	Name of Person Making the Deposit:	ELIZABETH HENSLEY
Date of Deposit:	10/04/00	Signature of the Person Making the Deposit:	<i>Elizabeth Hensley</i>

jc916 U.S. PTO  
09/684160  
10/04/00

Inventor(s): James Daniel Merchant, Gordon Carskadon, Brian P. Evans,  
Jeffrey Scott Hunt, Anup Nayak and Andrew Wright

Title: METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF  
CONFIGURATION BITS FROM A SCHEMATIC HIERARCHY

The Commissioner of Patents and Trademarks  
Washington, D.C. 20231  
Sir:

Transmittal of a Patent Application  
(Under 37 CFR §1.53)

Transmitted herewith is the above identified patent application, including:

- ☒ Specification, claims and abstract, totaling 39 pages.
- ☐ Formal drawings, totaling \_\_\_\_\_ pages.
- ☒ Informal drawings, totaling 11 pages.
- ☒ Declaration and Power of Attorney.
- ☐ Information Disclosure statement.
- ☐ Form 1449
- ☒ Assignment(s)
- ☒ Assignment Recordation Form (duplicate)
- ☐ Preliminary Amendment

**FEES DUE**

The fees due for filing the specification pursuant to 37 C.F.R. § 1.16 and for recording of the Assignment, if any, are determined as follows:

CLAIMS					
	NO. OF CLAIMS		EXTRA CLAIMS	RATE	FEES
Basic Application Fee					\$710.00
Total Claims	20	Minus 20=	0	X \$18 =	\$0.00
Independent Claims	3	Minus 3=	0	X \$80=	\$0.00
If multiple dependent claims are presented, add \$260.00					\$0.00
Add Assignment Recording Fee of \$40.00 If Assignment document is enclosed					\$40.00
<b>TOTAL APPLICATION FEE DUE</b>					<b>\$750.00</b>

## PAYMENT OF FEES

The full fee due in connection with this communication is provided as follows:

1. Not enclosed
  - ☐ No filing fee is to be paid at this time.
2. Enclosed
  - ☒ Filing fee
  - ☒ Recording assignment
  - ☐ Petition fee for filing by other than all the inventors or person on behalf of the inventor where inventor refused to sign or cannot be reached
  - ☐ For processing an application with specification in a non-English language
  - ☐ Processing and retention fee
  - ☐ Fee for international-type search report
  - ☒ The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085. A duplicate copy of this authorization is enclosed.
  - ☒ A check in the amount of \$750.00
  - ☐ Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

This application is filed pursuant to 37 C.F.R. § 1.53 in the name of the above-identified Inventor(s).

Please direct all correspondence concerning the above-identified application to the following address:

**WAGNER, MURABITO & HAO LLP**  
Two North Market Street, Third Floor  
San Jose, California 95113  
(408) 938-9060

- ☒ This transmittal ends with this page.

Respectfully submitted,

Date: 10/4/2000

By: Ronald M. Pomeroy  
Ronald M. Pomeroy  
Reg. No. 43,009

UNITED STATES PATENT APPLICATION FOR  
METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE  
OF CONFIGURATION BITS FROM A SCHEMATIC HIERARCHY

Inventors:

James Daniel Merchant

Gordon Carskadon

Brian P. Evans

Jeffery Scott Hunt

Anup Nayak

Andrew Wright

Prepared by:

WAGNER, MURABITO & HAO LLP

TWO NORTH MARKET STREET

THIRD FLOOR

SAN JOSE, CALIFORNIA 95113

(408) 938-9060

METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE  
OF CONFIGURATION BITS FOR A PROGRAMMABLE LOGIC DEVICE

FIELD OF THE INVENTION

- 5           Embodiments of the present invention relate to the field of programmable logic devices. Specifically, embodiments of the present invention relate to an system and method for generating a bit order data structure of configuration bits.

BACKGROUND ART

- 10           Integrated circuits, such as, for example, complex programmable logic devices (CPLD) comprise a large number and variety of programmable circuits. By selectively choosing which of the circuits on the CPLD are used and how the circuits are interconnected, a CPLD may be used to implement a wide range of custom circuit designs. Devices such as CPLDs have one or more arrays (e.g.,
- 15   configuration blocks) of memory cells (e.g., configuration bits) that configure the CPLD's functionality. Each of the memory cells (configuration bits) has an address which may be specified by a word-line and a bit-line. The configuration blocks are programmed at start-up by storing values into the configuration bits. The addresses of the configuration bits must also be determined for simulation. Due to
- 20   the large number of configuration cells, the process of programming the configuration bits may be complex and problematic for complex PLDs.

- In one conventional method, the memory cells (configuration bits) and their associated word-lines and bit-lines are identified manually, and the result would
- 25   be specific to only one simulator. A separate computer program is written for each

programmable logic device circuit design. Therefore, great care must be taken to avoid computer programming errors when using this cumbersome and tedious conventional method. Furthermore, each time the programmable logic device circuit design is changed, the program which identifies the memory cells and their  
5 associated word-lines and bit-lines must be changed, by once again manually identifying the wordline and bitline addresses of the configuration bits.

Configuration bit errors due to manual entry mistakes may appear as circuit errors, thereby adding to the complexity and difficulty of circuit simulation.

10 Some conventional methods load the configuration bits into the CPLD serially. Therefore, the program which loads the configuration bits into the CPLD must know the correct order. As there may be over 1 million configuration bits, manually generating the order may be time consuming and error prone.

15 As the complexity of devices such as CPLDs increases, the number of memory cells (configuration bits) increases. Consequently, the risk of error increases when using a conventional manual method for address determination. Furthermore, as separate programs need to be written for each programmable logic device design change, the time spent programming increases dramatically.

20 Clearly, this could delay getting a new product to market and increase design and test costs.

## SUMMARY OF THE INVENTION

Therefore, it would be advantageous to provide a method and system for automatically building a database specifying the order in which configuration bits are to be loaded into a programmable logic device. A further need exists for such a method which may derive the information directly and automatically from a schematic hierarchy database of the programmable logic device. A further needs exists for a such method and system which may easily update the bit order data structure when changes are made to the input schematic database.

Embodiments of the present invention provide a method and system for automatically building a bit order data structure of configuration bits for a programmable logic device. Embodiments of the present invention provide for a method and system which derive the bit order data structure automatically from a schematic hierarchy database of the programmable logic device. Further embodiments provide for a method and system for easily updating the bit order data structure when changes are made to the input schematic database. Embodiments of the present invention provide these advantages and others not specifically mentioned above but described in the sections to follow.

A method and system for automatically building a bit order data structure of configuration bits for a programmable logic device is disclosed. One embodiment of the present invention first identifies a plurality of memory cells in a hierarchical schematic representation of the programmable device. Next, this embodiment determines a plurality of addresses corresponding to the plurality of memory cells. This embodiment next determines a plurality of logical names for the plurality of

memory cells. Then, based on an order in which the plurality of addresses are to be loaded into the programmable logic device, this embodiment orders the plurality of logical names for the plurality of memory cells.

- 5           Another embodiment first accesses a database comprising a plurality of logical names corresponding to a plurality of addresses. Then, this embodiment accesses a database specifying an order in which the plurality of addresses are to be loaded into the programmable logic device. Next, this embodiment orders the plurality of logical names based on the order specified in the database from the
- 10   previous step.

Another embodiment performs the steps of the previous paragraph, and in addition, inserts a placeholder into the order of logical names produced.

- 15           Still another embodiment of the present invention provides for a system for implementing a method of generating an order of loading data into a programmable logic device.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a diagram illustrating a schematic hierarchy database as input into an embodiment of the present invention which outputs a configuration bit data structure.

5

Figure 1B illustrates an exemplary configuration bit data structure, which is the output of an embodiment of the present invention.

Figure 2A, Figure 2B, Figure 2C, Figure 2D, and Figure 2E are diagrams illustrating renumbering configuration bits and other logical units, according to embodiments of the present invention.

Figure 3A, Figure 3B, Figure 3C, and Figure 3D are flowcharts illustrating the process of steps of creating a configuration bit data structure, according to an embodiment of the present invention.

Figure 4A is a diagram illustrating the input databases and the output bit order data structure in relation to an embodiment of the present invention.

Figure 4B is an exemplary configuration block order database, which may be used as an input to an embodiment of the present invention.

Figure 4C is an exemplary configuration bit order data structure, which an embodiment of the present invention produces as an output.



Figure 5 is a flowchart illustrating the process of steps of creating a bit order data structure, according to an embodiment of the present invention.

- 5            Figure 6 is a block diagram of a computer system, which may be used as a platform to implement embodiments of the present invention.

Figure 5 is a flowchart illustrating the process of steps of creating a bit order data structure, according to an embodiment of the present invention.

## DETAILED DESCRIPTION OF THE INVENTION

In the following detailed description of embodiments of the present invention, a method and system for automatically building a bit order data structure of configuration bits for a programmable logic device, numerous specific details  
 5 are set forth in order to provide a thorough understanding of embodiments of the present invention. However, it will be recognized by one skilled in the art that embodiments of the present invention may be practiced without these specific details or with equivalents thereof. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to  
 10 unnecessarily obscure aspects of the present invention.

## NOTATION AND NOMENCLATURE

Some portions of the detailed descriptions which follow are presented in terms of procedures, steps, logic blocks, processing, and other symbolic  
 15 representations of operations on data bits that may be performed on computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. A procedure, computer executed step, logic block, process, etc., is here, and generally, conceived to be a self-consistent sequence of  
 20 steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of

common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as "indexing" or "processing" or "computing" or "translating" or "calculating" or "determining" or "scrolling" or "displaying" or "ordering" or "recognizing" or "identifying" or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

#### GENERATING A BIT ORDER DATA STRUCTURE OF CONFIGURATION BITS

Embodiments of the present invention provide for a method and system for automatically building a bit order data structure of configuration bits for a programmable logic device. First, an embodiment builds a configuration bit data structure from a schematic hierarchy of a programmable logic device. The data structure contains wordline and bitline addresses and logical names for each configuration bit. Then, by using an input database that specifies the order in which the wordlines and bitlines are to be loaded, an embodiment creates a bit order data structure.

### GENERATING CONFIGURATION CIRCUIT ADDRESSES

The first step in an embodiment of the present invention is to generate a database of configuration circuit addresses. An embodiment of the invention  
5 traverses the hierarchy of schematics in order to identify every configuration bit (e.g., the lowest memory cell) in the entire hierarchy. This embodiment uses the instance name to identify configuration bits and the logical hierarchy of configuration bits.

10 Referring to Figure 1A, embodiments of the present invention, a configuration bit identification process 204, may be used to produce a configuration bit data structure 200 from a schematic hierarchy database 202. For example, the schematic hierarchy database 202 may reflect the circuitry of a programmable logic device, such as a complex programmable logic device  
15 (CPLD). However, the present invention is not limited to using a schematic database 202 which represents a CPLD. The schematic hierarchy database 202 may be constructed by using any suitable software program, as will be well understood by those of ordinary skill in the art. For example, commercially available software from Cadence Design Systems, Inc., San Jose, CA may be  
20 used to build the schematic database 202. Embodiments of the present invention may operate on any level of the schematic hierarchy 202. An embodiment of the present invention performs the steps of traversing a schematic hierarchical database 202 and identifying the hierarchical logical name of a configuration bit, the schematic path name to the configuration bit, and wordline and bitline  
25 addresses of the configuration bit.

The output configuration bit data structure 200 of one embodiment is illustrated in Figure 1B. Data structure 200 contains a configuration bit data structure entry for each library name and cell name that was traversed by this embodiment of the invention. For each library/cell combination (e.g., LibraryName1/ CellName1) there is a list of the configuration bits that are contained in the schematic database 202.

Still referring to Figure 1B, for example, a configuration bit (memory cell) is known by its wordline 220, its bitline 222, its logical name 224, and the schematic instance path 226 down to the configuration bit memory cell. Together, the bitline 222 and wordline 220 define the address of the configuration bit.

An embodiment of the present invention rennumbers logical units as a part of the process. Figure 2A contains a diagram representing examples of cells 230, which contain instances of logical units, for example, configuration bits 235, macro cells 240, and logical blocks 245. These logical units may represent physical circuits which perform a logical function. Every logical unit has a numerical index associated with it. For example, the configuration bits 235 are numbered c<0>, c<1>, c<2>, and c<3>. The other logical units also have numerical indexes; however, they are not shown in Figure 2A. A logical unit may be numbered by an instance name with a logical unit name and bus syntax (e.g., mc<3:0>). A logical unit may be numbered by instance name with a logical unit name and \_# suffix (e.g., mc\_3). Additionally, configuration bits may be numbered by instance names, such as C# (e.g., C4). A configuration bit 235 is a memory cell containing one bit

of data and is at the lowest level of the logical hierarchy of the schematic database  
 202. Each configuration bit 235 has one wordline and one bitline (not shown)  
 connected to it. Additionally, each of the higher level cells (e.g., a macro cell 240  
 or logical block 245) has at least one bitline and at least one wordline connected  
 5 to it (not shown).

An understanding of bus expansion of instance names is important.  
 When an embodiment hits an iterated instance, it will expand the instances in  
 the order specified by the bus syntax. For example, if an instance is named  
 10 "foo<0:7>", this embodiment will expand the configuration bits 235 for foo<0>,  
 then <1>, etc., up to <7>. If it is named "foo<7:0>", this embodiment will expand  
 the configuration bits 235 for foo<7>, then foo<6>, etc., down to foo<0>.

In this embodiment, the above instance naming convention must be  
 15 followed for every logical unit and avoided for everything that is not a logical unit.  
 For illustrative purposes, the following is an exemplary list of logical unit names for  
 those cells and their logical hierarchy which contain configuration bits 235.

- cl- Cluster
- 20     • lbp - cluster logic block input pim
  - lbpmx - logic block pim mux
- crp - cluster ram input pim
  - ~~crp~~ - cluster ram pim stage 1
    - crplmx - cluster ram stage 1 mux

- "'''''' - cluster ram pim stage 2
  - crp2mx- cluster ram pim stage 2 mux
- lb - cluster logic blocks
  - ptck - clock product term
- 5
  - ptrs - set-reset product term
  - pt - product term
  - ptm - ptm
  - mc - macro cell
  - srptmx - set -reset product term mux
- 10
  - crcfg - cluster memory configuration bit
  - cr - cluster ram
    - crcore - cluster memory core bit
  - ch-channel
    - h2clp - hor channel to cluster pim
- 15
  - "''''''-hor channel to cluster pim stage 1
    - h2clps1mx - hor channel to cluster pim stage 1 mux
  - "'''''' - hor channel to cluster pim stage 2
    - h2clps2mx - hor channel to cluster pim stage 2 mux
  - h2vp - hor channel to vertical channel pim
- 20
  - "'''''' - hor channel to vertical channel pim stage 1
    - h2vps1mx - hor channel to vertical channel pim stage 1 mux

- "'''''''' - hor channel to vertical channel pim stage 2
  - h2vps2mx - hor channel to vertical channel pim stage 2 mux
- h2cmp - hor channel to channel memory pim
- 5      • "'''''''' - hor channel to channel memory pim stage 1
  - h2cmps1mx - hor channel to channel memory pim stage 1 mux
- h2ip - hor channel to io pim
  - "'''''''' - hor channel to io pim stage 1
    - 10      • h2ips1mx - hor channel to io pim stage 1 mux
  - "'''''''' - hor channel to occ io pim
    - h2ips2mx- hor channel to occ io pim mux
- v2clp - vert channel to cluster pim
  - "'''''''' - vert channel to cluster pim stage 1
    - 15      • v2clps1mx - vert channel to cluster pim stage 1 mux
  - "'''''''' - vert channel to cluster pim stage 2
    - v2clps2mx - vert channel to cluster pim stage 2 mux
- v2hp - vert channel to horizontal channel pim
  - "'''''''' - vert channel to horizontal channel pim stage 1
    - 20      • v2hps1mx - vert channel to horizontal channel pim stage 1 mux
  - "'''''''' - vert channel to horizontal channel pim stage 2



- v2hps2mx - vert channel to horizontal channel pim stage 2 mux
- v2cmp - vert channel to channel memory pim
  - "'''''''' - vert channel to channel memory pim stage 1
- 5
  - v2cmps1mx- vert channel to channel memory pim stage 1 mux
  - "'''''''' - vert channel to channel memory pim stage 2
  - v2cmps2mx- vert channel to channel memory pim stage 2 mux
- 10
  - v2ip - vert channel to io pim
    - "'''''''' - vert channel to io pim stage 1
    - v2ips1mx - vert channel to io pim stage 1 mux
    - "'''''''' - vert channel to io pim stage 2
    - v2ips2mx - vert channel to io pim stage 2 mux
- 15
  - "'''''''' - cluster to vert channel output pim
    - cl2vpmx - cluster to vert channel output pim mux
  - "'''''''' - cluster to hor channel output pim
    - cl2hpmx - cluster to hor channel output pim mux
  - cmcfg- channel memory config bits
- 20
  - cm - channel memory
    - cmcore - channel memory core
  - iob - IO block

- iocell - IO cell
- cb - control block
  - usercode - user code
  - pllclkmux - pll and clock mux
- 5       • misc - misc bits for future use
- vreg -voltage regulator

Referring to Figure 2A, a re-numbering example will be discussed. Figure 2A illustrates cells 230, which contain instances of macro cells 240 and configuration bits 235. Each macro cell 240 contains four configuration bits 235 numbered c<0>, c<1>, c<2>, and c<3>. The single logic block 245 contains four separate instances of macro cell 240.

Still referring the Figure 2A, the four separate instances of macro cell 240 are named first, second, third and z\_last. The instance names should be provided in the schematic database 202. An embodiment of the present invention will sort alphanumerically the instance names which were provided. Because it would be nonsensical for there to be four c<0> configuration bits 235 in logic block 245, an embodiment of the present invention will renumber the configuration bits 235 as illustrated in Figure 2B.

Referring to Figure 2B, the configuration bits 235 are renumbered c<0> through c<15> based upon the alphanumeric sort of the instance names. Then, this embodiment will sort the instances in some fashion, for example

alphanumerically. Finally configuration bits 235 are re-numbered. Thus, the second instance of macro cell 240 has its configuration bits 235 renumbered from c<4> through c<7>. The third instance of macro cell 240 has its configuration bits 235 renumbered from c<8> through c<11>. The final instance of macro cell 240

5 has its configuration bits 235 renumbered from c<12> through c<15>.

Figure 2C illustrates a more complex example of renumbering logical units. Figure 2C contains macro cell 240 much like the one in Figure 2A. The logic block 245 contains two instances of macro cell 240. However, unlike the previous

10 example, in this example the two instances represent new logical units of configuration bits 235. Therefore, the numbering of the configuration bits 235 in logic block 245 is mc<0>/c<0> through mc<0>/c<3> for the first instance of macro cell 240 within logic block 245. For the second instance of macro cell 240, the numbering is mc<1>/c<0> through mc<1>/c<3> (for example, macro cell one,

15 configuration bit three).

Referring now to Figure 2D, an example is shown with a cell labeled as a C cell 250. The C cell 250 contains two separate instances of logic block 245. In this case, the two separate instances of logic block 245 do not represent new

20 logical units. Therefore, an embodiment of the present invention will alphanumerically sort the two instances of logic block 245. For example, it will sort them as instance one and instance two. Then, the macro cells 240 in this example are re-numbered, as shown in Figure 2E.

Referring to Figure 2E, the macrocells (mc) for instance two for the logic block 245, have been renumbered to mc<2> and mc<3>. However, the configuration bits 235 are not renumbered.

5

#### The configuration bit memory cell

The lowest level in the hierarchy is a memory cell for a configuration bit 235. In one embodiment, the word line and bit line for the memory cell need to follow a naming convention. The word line needs to be named either "cfgwl", "wl", or "lwl". The bit line needs to be named either "cfgbl", "bl", or "lbl". This  
10 embodiment will trace up the word lines and bit lines hooked up to the configuration bit memory cells 235.

In this embodiment, the memory cell schematic should have a transistor that has the word line hooked up to the gate and the bit line hooked up to the  
15 source/drain. This embodiment will find the node to set by finding the net on the opposite source/drain as the bit line. This net should always be a pin in the memory cell. However, for Hspice netlists, it requires a local net, not a pin, be connected to this memory cell pin. The net one level up should never be a pin; it should always be an internal net.

20

#### The configuration block

In one embodiment, the configuration blocks follow a naming convention for its word lines and bit lines. The configuration block definition database will determine the actual word line and bit line terminal names. This is not a hard  
25 requirement because the cluster ram and channel memory do not have word

lines and bit lines at the top level. In those cases, care must be taken to ensure that the word lines and bit lines that this embodiment makes up configure the bits in the correct order.

- 5           As this embodiment descends through the schematic hierarchy 202 for a configuration block, this embodiment will not descend into another configuration block. For example, the cluster ram is a configuration block. However, the cluster ram is placed inside of a cluster. When this embodiment identifies all of the configuration bits for a cluster, this embodiment will not descend into the
- 10   cluster ram schematics.

#### Identifying the word lines and bit lines

- In one embodiment, the word lines and bit lines are represented as a RC network in the schematics. In many cases, there will be an input pin and an
- 15   output pin, such as "cfgwlin" and "cfgwlout", in each schematic. Although conceptually "cfgwlin" is the same word line as "cfgwlout", the actual nets are different. This embodiment is careful not to artificially double the number of bit lines or word lines in a cell, by having some of the configuration bits 235
- connected to the "in" variant and the others connected to the "out" variant.

20

Whenever this embodiment sees a symbol that has two pins that are only different by "in" and "out" in their names, such as "cfgwlin" and "cfgwlout", it assumes that the two are really connected together and are only separated out to more accurately model the RC network. As this embodiment traces the bit

lines and word lines up, it will always try to go with the “in” variant of the pin name.

Providing word lines and bit lines

5           In one embodiment, there are certain cases where the word lines and bit lines do not go to the top level of the configuration block. Two exemplary cases are the cluster ram and channel memory. For this embodiment to work optimally, each configuration bit 235 must be associated with a word line and bit line.

10

          If this embodiment finds a configuration bit 235 in a cell which does not have a word line and a bit line connected which are pins, it will assume that all of the configuration bits 235 in that cell are likewise, and it will make up word lines and bit lines for all of them.

15

          The lowest level cell that does not have word lines or bit lines as pins will have one word line that is named “wlAss<0>”. It will have one bit line for each configuration bit 235, starting from 0, with the names “blAss<0>”, “blAss<1>”,...

20

          At the each level up, every instance will get one word line, “wlAss<#>”, and all of the configuration bits 235 for that instance will be on a different bit line starting with “blAss<0>”.

          Referring now to Figure 3A, steps of an embodiment of the present invention are shown illustrating the process 300 of identifying configuration circuit

25

addresses in a schematic hierarchy 202. The process 300 may be realized as instruction code stored in computer readable memory units and executed by a processor. In step 305, a call is made to a function to find the configuration bits 235 in a schematic hierarchy 202. While this embodiment refers to finding  
5 configuration bits 235, it will be understood that the configuration bit 235 may be a memory cell containing a single bit of information. The input to the function is one cell 230 of the schematic hierarchy 202. For example, the C cell 250 from Figure 2E may be passed in. The C cell 250 passed in may represent a physical circuit within the schematic hierarchy 202. As many physical circuits are repeated many  
10 time within the schematic hierarchy 202, there may be multiple instances of a given cell 250.

In step 310 the schematic for the C cell 250 that was passed into the function is opened. In step 315, a series of steps is begun for each type of cell 230  
15 (e.g., each type of logical unit, such as a macro cell or logical block) which is instantiated in the schematic for the C cell 250 which was passed in to the function. For example, referring to Figure 2E, C cell 250 contains two instances of logic block 245. Thus, in this example, one type of cell 230 is instantiated within cell C 250. Clearly, cell C 250 could contain other types of cells 230 at the same  
20 hierarchical level as the logic blocks 245, as well.

In step 320, the process 300 determines whether the configuration bits 235 have been found yet for the cell 230 which was instantiated within the schematic for the C cell 250 which was passed in to the function. The process 300 may make  
25 this determination by testing whether the function has been called yet with this

type of cell 230. In this example, this would be the logic block type cell 245. If not, the function is recursively called. This call passes to the function the cell 230 which is instantiated within the schematic of the cell 230 which as just opened on this call to the function. In this example, a logic block type cell 245 is passed to the  
 5 function.

Steps 305 through 325 are repeated until, the process 300 determines that the configuration bits 235 are found for each type of cell 230 which is instantiated down to the lowest level of the hierarchy with the original cell passed in. For  
 10 example, the process 300 will eventually find the configuration bits 235 within the macro block type cell 240 in Figure 2E. In summary, for this example there are three cell types: C, logic block, and macro cell (250, 245, 240) in descending order in the hierarchy. The process 300 does not need to open the schematic for each instantiation of a given cell type, (e.g., logic block, macro cell, or C) because the  
 15 contents of that cell 230 will be the same as for others of that cell type.

In step 330, the process 300 sorts all of the instance names with an alphanumeric sort. For example, referring to Figure 2E, logic block 245 has instance one and instance two. These two cells 230 are sorted in this order, in this  
 20 step. Or, referring to Figure 2B, each instantiation of macro cell 240 within logic block 245 is sorted in the order, first, second, third, and z\_last. However, the present invention is not limited to this sort method; any convenient type of sort may be used, in other embodiments.



The process 300 continues in Figure 3B by performing a series of steps for each instance in sorted order, in step 345. In step 350, the process 300 determines whether the instance name represents a configuration bit 235, e.g., the lowest memory cell in the hierarchy. If it does represent a configuration bit 235, then the process 300 rennumbers the configuration bit 235 as needed, in step 360. Figure 2A - Figure 2E illustrate further details of a renumbering process.

Next, in step 365, the process finds the wordline and the bitline connected to this configuration bit 235. Each configuration bit 235 has one such wordline and one such bitline connected to it. These lines may be used to specify the configuration bit's address. For example, a CPLD may have a number of configuration blocks, each block with an array of configuration bits 235. One axis of the array corresponds to the bitline, the other to the wordline. Each configuration bit 235 has a unique address in one of these configuration block arrays.

Next, in step 370, the process 300 adds the logical name of the configuration bit 235, the wordline and bitline addresses of the configuration bit 235, and the instance name to the data structure 200 of configuration bits 235 of the current cell, for example, the cell 230 which was passed in to the function. In this fashion, this embodiment builds up a data structure 200 which identifies circuit addresses of a schematic hierarchy 202.

In step 375, the process 300 determines whether there are more instances in the sorted order of instances from step 345. If there are, steps 350 through 370

are repeated. When there are no more instances for the cell 230 which was passed into the function, the process returns. Thus, the recursive process may then traverse back up the hierarchy 202 to operate on a cell 230 at a higher level.

- 5           If the process determines, in step 350, that the instance name does not represent a configuration bit 235, then the process continues in Figure 3C. In step 400, the process 300 determines whether the instance represents a logical unit other than a configuration bit 235. For example, the logical unit may be a macro cell 240 or a logic block 245. One embodiment checks a list of logical unit names
- 10          to determine whether the instance name is a logical unit. If the process 300 determines that this is the case, the logical unit is renumber as needed, in step 405. The renumbering of the logical unit proceeds as shown in Figure 2A - Figure 2E.
- 15           Next, in step 410, the process performs a series of steps for each configuration bit 235 within the instance. In step 415, the process 300 prepends the instances logical name to the logical name of the configuration bit 235. For example, mc<0> may be prepended to c<0> to form mc<0>/c<0>.
- 20           In step 420, the process 300 prepends the instance's name to the instance path to the configuration bit 235. For example, "inst3" "mc<0> may be prepended to "inst18" "c<0>" forming "inst3" "mc<0>" "inst18" "c<0>". In this fashion, a instance path down the schematic hierarchy 202 to the configuration bit 235 (memory cell) is constructed.

In step 425, the process 300 finds the schematic's wordline and bitline connected to the configuration bit's wordline and bitline. In step 430, the process 300 adds the configuration bit's logical name, its wordline and bitline addresses, and the instance path to the configuration bit 235 to the data structure of configuration bits 200 of the current cell, for example, the cell which was passed in to the function.

Next, in step 435 the process 300 determines if there are more configuration bits 235 in this instance, and if so repeats steps 415 through 430 until there are no more configuration bits 235 in this instance.

In step 440, the process 300 determines if there are more instances in this cell. If so, the process repeats step 345 for the next instance in the sorted order for this cell. When there are no more instances, the process returns and the recursively called function may operate on the next cell.

If the determination in step 400 determines that the instance did not represent a logical unit other than a configuration bit 235, then the process continues in Figure 2D. In step 450, the process 300 begins a series of steps for each configuration bit 235 in the instance. In step 455, the process renumbers the configuration bit 235 as needed.

In step 460, the process prepends this instance's name to the instance path to the configuration bit 235. In this fashion, when finished, the process 300 is able

to trace a path from the highest level of the schematic hierarchy 202 down to each specific configuration bit 235.

In step 465, the process 300 finds the wordline and the bitline for the schematic for this instance which is connected to the wordline and the bitline of this configuration bit 235. Then, in step 470, the process 300 adds this configuration bit's logical name, the configuration bit's wordline and bitline addresses, and the instance path to the configuration bit 235 to the configuration bit data structure 200 along with the rest of the information for this cell.

10

In step 475, the process 300 determines if there are more configuration bits 235 for this instance, and if so repeats step 450 through step 470. When the process 300 has handled all configuration bits 235 for this instance, the process 300 checks to see if there are more instances, in step 480. If there are more instances, the process repeats step 345 for the next instance in the sorted order for this cell. When there are no more instances, the process returns and the recursively called function may operate on the next cell up the schematic hierarchy 202. Eventually, the entire schematic hierarchy is traversed and the data structure 200 containing the configuration bit addresses is complete. In another embodiment, the traversal is run on only a portion of the schematic hierarchy 200.

20

The following is exemplary pseudocode for the process 300 of Figures 3A - 3D.

- function findConfigBits (cell)

- open the schematic for the cell
- for each type of cell instantiated in the schematic
  - if it has not yet found the configuration bits for the cell that is instantiated
- 5                   • recursively call findConfigBits for the cell that is instantiated
- end if
- end for each
- sort all of the instances by instance name with an alphanumeric sort
- 10           • for each instance in sorted order
  - if the instance name represents a configuration bit
    - renumber the configuration bit as needed
    - find the word line and bit line connected to the configuration bit
  - 15           • add this config bit, word line, bit line, and instance name to the config bits of the current cell
  - else if the instance name represents a logical unit other than a configuration bit
    - renumber the logical unit as needed
    - 20           • for each configuration bit in this instance
      - prepend this instances logical name to the logical name of the config bit

- prepend this instance name to the instance path to the config bit
  - find this schematic's word line and bit line connected to the configuration bit's word line and bit line
  - add this config bit, word line, bit line, and instance path to the config bits of the current cell
  - end for each
- else
- for each configuration bit in this instance
    - renumber the configuration bit as needed
    - prepend this instance name to the instance path to the config bit
    - find this schematic's word line and bit line connected to the configuration bit's word line and bit line
    - add this config bit, word line, bit line, and instance path to the config bits of the current cell
    - end for each
- end if
- end for each
- end function findConfigBits

### Configuration block definition database

The configuration block definition database will provide the most basic information for each configuration block type. Each line will list the configuration block logical name, the database library name, cell name, and view name, and word line terminal name and bit line terminal name. The word line terminal name and bit line terminal name determine the order in which the config bits are shifted into the CPLD for each configuration block. For example:

# lines that begin with # are comments

# libName cellName viewName wlTermName blTermName

10

logicalUnitName

c39cl c39cl\_core schematic cfgwl<187:0> cfgbl<0:421> cl

c39cr c39cr\_marray schematic wlAss<0:31> blAss<0:255> cr

c39cm c39cm\_marray schematic wlAss<0:31> blAss<0:127> cm

15

The word line and bit line terminal names determine the order in which the bits are shifted into the part. With this configuration line, the cluster (cl) will shift in its configuration bits 235 in the order:

cfgwl<187>, cfgbl<0>

20

cfgwl<187>, cfgbl<1>

...

cfgwl<187>, cfgbl<421>

cfgwl<186>, cfgbl<0>

cfgwl<186>, cfgbl<1>

...

cfgwl&lt;0&gt;, cfgbl&lt;421&gt;

Bitstream

- 5           The bitstream is an ASCII file with the settings for the configuration bits  
235. There will be only '1' and '0' characters in the bitstream; there will not be  
any spaces or carriage returns or comments. In one embodiment, a bitstream  
must be comprised of whole configuration blocks.

10                   GENERATING A BIT ORDER DATA STRUCTURE

- Referring to Figure 4A, an embodiment of the present invention inputs a  
configuration block order database 208 and a configuration bit data structure 200  
and outputs a bit order data structure 212. The configuration block order database  
208 lists the order in which the configuration blocks are programmed and the  
15   order in which the word-lines and the bit-lines are shifted into the programmed  
logic device (e.g., CPLD).

- Figure 4B illustrates an exemplary configuration block order database 208.  
The database 208 describes the order in which the configuration blocks are  
20   included in the bitstream used to load the configuration bits into a CPLD. Each  
line represents a configuration block with a unique name, for example, a top level  
logical name. The database 208 may also contain the logical unit type. The  
abbreviations in this database are defined in Figure 4, for example, 'cl' refers to  
cluster.



The bit order data structure 212 is a hierarchical description of the order of all of the configuration bits 245 for the programmable logic device. Figure 4C illustrates an exemplary bit order data structure 212. The database 212 contains a  
 5 begin line 254, which begins the declaration of a configuration block. The format for the begin line is: begin <configuration block name> <numberWordLines> <numberBitlines>. In this case the 'cl' indicates that the configuration block name is a cluster. The begin line also specifies the number of word lines and bit lines in the configuration block. In this example, 188 word lines and 422 bit lines.

10

Still referring to Figure 4C, after the begin line 254, the bit order data structure 212 contains a series of lines containing the hierarchical logical configuration bit names 256, one per line. The format for this line is:  
 <configuration bit logical name> [spacer multiplier]. The bits will be listed in the  
 15 order in which they are to be loaded into the programmable logic device. A spacer is a hole in the configuration address space. If there are contiguous spacers, the spacer multiplier specifies how many contiguous spacers there are.

Still referring to Figure 4C, another type of line in the bit order data structure  
 20 212 is the end line 258. The end line ends the declaration of a configuration block and has the format: end <configuration block name>.

Still referring to Figure 4C, a fourth type of line is an instance line 260, and has the format: inst<configuration block name> <instance name> [<rowNumber>  
 25 <columnNumber> [instanceNumber>]]. The instance line 260 declares an

instance of a configuration block that is fully defined previously in the bit order data structure 212. It will replicate the configuration block's hierarchy of configuration bits 245 starting from the instance name.

5           Still referring to Figure 4C, the final type of line is an endWordLine 262, which has the format: endWordLine <wordLineNumber>. The endWordLine 262 marks the end of a word-line. The bit order data structure 212 contains information for all word-lines starting at zero.

10           Figure 5 illustrates a process 600 of generating a configuration bit order data structure 212. Process 600 may be realized as instruction code stored in computer readable memory units and executed by a processor. The process 600 begins by calling a function which generates the configuration bit order data structure 212, in step 605. In step 610, a configuration block definition database  
15   208 is loaded. In step 615, a series of steps is begun for each configuration block in the configuration definition block database 208.

          In step 620, the configuration bits 235 for the schematic of this configuration block are found. In steps 625 through 635, the process will walk through the  
20   address space of the configuration block in the order in which configuration bits 235 are to be loaded and look up the logical configuration bit name 224 at a unique address in the configuration block, as specified by the wordline 220 and the bitline 222. The process 600 looks up this information in the configuration bit data structure 200, which was built from traversing the schematic database 202.

In step 640, the process will determine whether there is a configuration bit  
 235 at this address or a hole in the address space. As discussed herein, the  
 address space may contain some holes where a particular address does not  
 5 connect to an actual configuration bit memory cell.

Depending on the outcome of step 640, the process will either, in step 645,  
 print this location as a hole in the address space, or the process will print the  
 logical name 224 of the configuration bit, in step 650.

10

In steps 655 and 660, the process checks for more bitlines and wordlines as  
 a part of its walk through the address space. When it finishes the address space of  
 this configuration block, the process checks to see if there is another configuration  
 block, in step 665. If there is, the process repeats from step 610. When all  
 15 configuration blocks have been processed the process ends.

Figure 6 illustrates circuitry of computer system 100, which may form a  
 platform for a portion of the any of the nodes. Computer system 100 includes an  
 address/data bus 99 for communicating information, a central processor 101  
 20 coupled with the bus for processing information and instructions, a volatile  
 memory 102 (e.g., random access memory RAM) coupled with the bus 99 for  
 storing information and instructions for the central processor 101 and a non-  
 volatile memory 103 (e.g., read only memory ROM) coupled with the bus 99 for  
 storing static information and instructions for the processor 101. Computer system

100 also includes an optional data storage device 104 coupled with the bus 99 for storing information and instructions.

The preferred embodiment of the present invention, a method and system  
5 for automatically building a bit order data structure of configuration bits for a programmable logic device, is thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

CLAIMS

What is claimed is:

1. A computer implemented method of generating an order of loading data  
5 into a programmable device comprising the steps of:
  - a) identifying a plurality of memory cells in a hierarchical schematic representation of said programmable device;
  - b) automatically determining a plurality of addresses corresponding to said plurality of memory cells;
  - 10 c) automatically determining a plurality of logical names for said plurality of memory cells; and
  - d) based on an order in which said plurality of addresses are to be loaded into said programmable device, automatically storing said plurality of logical names for said plurality of memory cells within a data structure within computer  
15 readable memory.
2. The method of Claim 1 wherein step a) comprises the step of:
  - a1) identifying said plurality of memory cells which are at the lowest level in said schematic hierarchy.  
20
3. The method of Claim 1 wherein step b) comprises the steps of:
  - b1) determining a wordline associated with one memory cell of said plurality of memory cells; and
  - b2) determining a bitline associated with said one memory cell of said  
25 plurality of memory cells.

4. The method of Claim 1 further comprising the step of:
- e) repeating said steps a) through d) for each configuration block of said programmable device.

5

5. The method of Claim 1 further comprising the step of:
- e) determining whether there is a configuration bit at said address in said configuration block.

- 10 6. The method of Claim 5 further comprising the step of:
- f) placing a spacer in said data structure of said plurality of logical names in said step d) responsive to a determination of step e) that there was no configuration bit at said address in said configuration block.

- 15 7. The method of Claim 1 wherein said programmable device is a complex programmable logic device (CPLD).

8. A computer implemented method of generating an order of loading data into a programmable logic device comprising the steps of:

- 20 a) accessing a data structure comprising a plurality of logical names corresponding to a plurality of addresses;
- b) accessing a data structure specifying an order in which said plurality of addresses are to be loaded into said programmable logic device;
- c) ordering said plurality of logical names from step a) based on the order
- 25 specified in said data structure in step b); and

d) storing said ordered plurality of logical names from step c) in a data structure within computer readable memory.

9. The method of Claim 8 further comprising the step of:

5 e) storing a placeholder in said data structure of said plurality of logical names from step d).

10. The method of Claim 8 further comprising the step of:

10 e) determining whether there is a configuration bit at one address of said plurality of addresses.

11. The method of Claim 8 wherein step a) further comprises the steps of:

a1) identifying a plurality of memory cells in a hierarchical schematic representation of said programmable device;

15 a2) identifying said plurality of addresses corresponding to said plurality of memory cells; and

a3) determining said plurality of logical names for said plurality of memory cells.

20 12. The method of Claim 11 wherein said plurality of memory cells are configuration bits.

13. The method of Claim 11 wherein step a) comprises the step of:

25 a) identifying said plurality of memory cells which are at the lowest level in said schematic hierarchy.

14. A system comprising a processor coupled to a bus and memory coupled to said bus wherein said memory contains processor instructions for implementing a method of generating an order of loading data into a programmable logic device, said method comprising the steps of:

a) identifying a plurality of memory cells in a hierarchical schematic representation of said programmable device;

b) automatically determining a plurality of addresses corresponding to said plurality of memory cells;

c) automatically determining a plurality of logical names for said plurality of memory cells; and

d) based on an order in which said plurality of addresses are to be loaded into said programmable logic device, automatically storing said plurality of logical names for said plurality of memory cells within a data structure within computer readable memory.

15. The method of Claim 14 wherein step a) comprises the step of:

a1) identifying said plurality of memory cells which are at the lowest level in said schematic hierarchy.

16. The method of Claim 14 wherein step b) comprises the steps of:

b1) determining a wordline associated with one memory cell of said plurality of memory cells; and

b2) determining a bitline associated with said one memory cell of said plurality of memory cells.



17. The method of Claim 14 further comprising the step of:

e) determining whether there is a configuration bit at said address in said configuration block.

5

18. The method of Claim 17 further comprising the step of:

f) placing a spacer in said data structure of said plurality of logical names in said step d) responsive to a determination of step e) that there was no configuration bit at said address in said configuration block.

10

19. The method of Claim 14 wherein said programmable device is a complex programmable logic device (CPLD).

20. The method of Claim 14 further comprising the step of:

15 e) repeating said steps a) through d) for each configuration block of said programmable logic device.

ABSTRACT

A method and system for automatically building a bit order data structure of configuration bits for a programmable logic device. One embodiment of the present invention first identifies a plurality of memory cells in a hierarchical schematic representation of the programmable device. Next, this embodiment determines a plurality of addresses corresponding to the plurality of memory cells. This embodiment next determines a plurality of logical names for the plurality of memory cells. Then, based on an order in which the plurality of addresses are to be loaded into the programmable logic device, this embodiment orders the plurality of logical names for the plurality of memory cells. Another embodiment first accesses a database comprising a plurality of logical names corresponding to a plurality of addresses. Then, this embodiment accesses a database specifying an order in which the plurality of addresses are to be loaded into the programmable logic device. Next, this embodiment orders the plurality of logical names based on the order specified in the database from the previous step.



**FIGURE 1A**

20040307 034950

200 →

"libraryName1/Cellname1"				
id:	wordLine <sup>220</sup>	bitLine <sup>222</sup>	Logical Name <sup>224</sup>	Instance Path <sup>226</sup>
data:	w/<0>	b/<0>	mc<0>/c<0>	"top" "memory" "inst3" "mc<0>" "inst18" "c<0>"
	w/<0>	b/<10>	mc<0>/c<10>	"top" "memory" "inst3" "mc<0>" "inst42" "c<0>"
	⋮			
"libraryName1/Cellname2"				
id:	wordLine <sup>220</sup>	bitLine <sup>222</sup>	Logical Name <sup>224</sup>	Instance Path <sup>226</sup>
data:	w/<10>	b/<0>	mc<0>/c<0>	"top" "memory" "inst5" "mc<0>" "inst8" "c<0>"

FIGURE 1B




FIGURE 2A




FIGURE 2B




FIGURE 2C




FIGURE 2D




FIGURE 2E




FIGURE 3A




FIGURE 3B






FIGURE 3C




FIGURE 3D




FIGURE 4A





FIGURE 4B







FIGURE 5



**FIGURE 6**

## Declaration and Power of Attorney for a Patent Application

### Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF CONFIGURATION  
BITS FROM A SCHEMATIC HIERARCHY

the specification of which:

☒ is attached hereto, or  
..... was filed on ..... as application serial no. .... : and  
..... was amended on .....

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

### Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
.....	.....	.....	..... yes ..... no
.....	.....	.....	..... yes ..... no

### U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 and 199(e) of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Serial Number	Filing Date	Status (patented/pending/abandoned)
.....	.....	.....
.....	.....	.....

**Power of Attorney**

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

James P. Hao	Registration No.: 36,398
Anthony C. Murabito	Registration No.: 35,295
John P. Wagner	Registration No.: 35,398
Glenn D. Barnes	Registration No.: 42,293
Rick G. Brewster	Registration No.: 35,077
Thomas M. Catale	Registration No.: 46,434
Jose S. Garcia	Registration No.: 43,628
Kenneth N. Glass	Registration No.: 42,587
Lin C. Hsu	Registration No.: 46,315
Patrick W. Ma	Registration No.: 44,215
Ronald M. Pomeranke	Registration No.: 43,009
John F. Ryan	Registration No.: P-47,050
William A. Zarbis	Registration No.: 46,120

Send Correspondence to:

**WAGNER, MURABITO & HAO LLP**  
 Two North Market Street  
 Third Floor  
 San Jose, California 95113  
 (408) 938-9060

**Signatures**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: **James D. Merchant**

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_  
 Residence Starkville, MS \_\_\_\_\_ Citizenship USA \_\_\_\_\_  
 (City State)  
 P.O. Address 405 Banyan Road, Starkville, Missouri 39759

Full Name of Second/Joint Inventor: **Gordon Carskadon**

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_  
 Residence Starkville, MS \_\_\_\_\_ Citizenship USA \_\_\_\_\_  
 (City State)  
 P.O. Address 105 Hemlock Street, Starkville, Missouri 39759

Full Name of Third/Joint Inventor: Brian Evans

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_  
 Residence Starkville, MS Citizenship USA  
 (City State)  
 P.O. Address 1764 Lakeview Lane, Starkville, Missouri 39759

Full Name of Fourth/Joint Inventor: Jeffrey Hunt

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_  
 Residence Ackerman, MS Citizenship USA  
 (City State)  
 P.O. Address Route 2, Box 49U, Ackerman, Missouri 39735

Full Name of Fifth/Joint Inventor: Anup Nayak

Inventor's Signature x Anup Nayak Date x 9/19/2000  
 Residence Fremont, CA Citizenship India  
 (City State)  
 P.O. Address 34310 Quartz Terrace, Fremont, California 94555

Full Name of Sixth/Joint Inventor: Andrew Wright

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_  
 Residence Mountain View, CA Citizenship Ireland  
 (City State)  
 P.O. Address 2135 Junction Avenue, Mountain View, CA 94043



## Declaration and Power of Attorney for a Patent Application

### Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF CONFIGURATION  
BITS FROM A SCHEMATIC HIERARCHY

the specification of which:

☒ is attached hereto, or  
..... was filed on ..... as application serial no. .... : and  
..... was amended on .....

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

### Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
.....	.....	.....	yes ..... no
.....	.....	.....	yes ..... no

### U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 and 199(e) of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Serial Number	Filing Date	Status (patented/pending/abandoned)
.....	.....	.....
.....	.....	.....

**Power of Attorney**

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

James P. Hao	Registration No.: 36,398
Anthony C. Murabito	Registration No.: 35,295
John P. Wagner	Registration No.: 35,398
Glenn D. Barnes	Registration No.: 42,293
Rick G. Brewster	Registration No.: 35,077
Thomas M. Catale	Registration No.: 46,434
Jose S. Garcia	Registration No.: 43,628
Kenneth N. Glass	Registration No.: 42,587
Lin C. Hsu	Registration No.: 46,315
Patrick W. Ma	Registration No.: 44,215
Ronald M. Pomerence	Registration No.: 43,009
John F. Ryan	Registration No.: P-47,050
William A. Zarbis	Registration No.: 46,120

Send Correspondence to:

**WAGNER, MURABITO & HAO LLP**  
Two North Market Street  
Third Floor  
San Jose, California 95113  
(408) 938-9060

**Signatures**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: James Daniel Merchant

Inventor's Signature *James Daniel Merchant* Date 9/18/00  
Residence Starkville, MS Citizenship USA  
(City State)  
P.O. Address 405 Banyan Road, Starkville, Mississippi 39759

Full Name of Second/Joint Inventor: Gordon Carskadon

Inventor's Signature *Gordon Carskadon* Date 18 SEP 00  
Residence Starkville, MS Citizenship USA  
(City State)  
P.O. Address 105 Hemlock Street, Starkville, Mississippi 39759

Full Name of Third/Joint Inventor: Brian P. Evans

Inventor's Signature [Signature] Date 18 Sep 2000

Residence Starkville, MS Citizenship USA  
(City State)

P.O. Address 1764 Lakeview Lane, Starkville, Mississippi 39759

Full Name of Fourth/Joint Inventor: Jeffery Scott Hunt

Inventor's Signature [Signature] Date 9/18/00

Residence Ackerman, MS Citizenship USA  
(City State)

P.O. Address Route 2, Box 49U, Ackerman, Mississippi 39735

Full Name of Fifth/Joint Inventor: Anup Nayak

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Fremont, CA Citizenship India  
(City State)

P.O. Address 34310 Quartz Terrace, Fremont, California 94555

Full Name of Sixth/Joint Inventor: Andrew Wright

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Mountain View, CA Citizenship Ireland  
(City State)

P.O. Address 2135 Junction Avenue, Mountain View, CA 94043

## Declaration and Power of Attorney for a Patent Application

### Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF CONFIGURATION  
BITS FROM A SCHEMATIC HIERARCHY

the specification of which:

☒ is attached hereto, or  
 ..... was filed on ..... as application serial no. .... : and  
 ..... was amended on .....

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

### Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
.....	.....	.....	yes ..... no
.....	.....	.....	yes ..... no

### U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 and 199(e) of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Serial Number	Filing Date	Status (patented/pending/abandoned)
.....	.....	.....
.....	.....	.....

**Power of Attorney**

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

James P. Hao	Registration No.: 36,398
Anthony C. Murabito	Registration No.: 35,295
John P. Wagner	Registration No.: 35,398
Glenn D. Barnes	Registration No.: 42,293
Rick G. Brewster	Registration No.: 35,077
Thomas M. Catale	Registration No.: 46,434
Jose S. Garcia	Registration No.: 43,628
Kenneth N. Glass	Registration No.: 42,587
Lin C. Hsu	Registration No.: 46,315
Patrick W. Ma	Registration No.: 44,215
Ronald M. Pomerence	Registration No.: 43,009
John F. Ryan	Registration No.: P-47,050
William A. Zarbis	Registration No.: 46,120

Send Correspondence to:

**WAGNER, MURABITO & HAO LLP**  
Two North Market Street  
Third Floor  
San Jose, California 95113  
(408) 938-9060

**Signatures**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: James D. Merchant

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Starkville, MS Citizenship USA  
(City State)

P.O. Address 405 Banyan Road, Starkville, Missouri 39759

Full Name of Second/Joint Inventor: Gordon Carskadon

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Starkville, MS Citizenship USA  
(City State)

P.O. Address 105 Hemlock Street, Starkville, Missouri 39759

Full Name of Third/Joint Inventor: Brian Evans

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Starkville, MS \_\_\_\_\_ Citizenship USA \_\_\_\_\_  
(City State)

P.O. Address 1764 Lakeview Lane, Starkville, Missouri 39759

Full Name of Fourth/Joint Inventor: Jeffrey Hunt

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Ackerman, MS \_\_\_\_\_ Citizenship USA \_\_\_\_\_  
(City State)

P.O. Address Route 2, Box 49U, Ackerman, Missouri 39735

Full Name of Fifth/Joint Inventor: Anup Nayak

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Fremont, CA \_\_\_\_\_ Citizenship India \_\_\_\_\_  
(City State)

P.O. Address 34310 Quartz Terrace, Fremont, California 94555

Full Name of Sixth/Joint Inventor: Andrew Wright

Inventor's Signature x [Signature] \_\_\_\_\_ Date x 09/15/2000 \_\_\_\_\_

Residence Mountain View, CA \_\_\_\_\_ Citizenship Ireland \_\_\_\_\_  
(City State)

P.O. Address 2135 Junction Avenue, Mountain View, CA 94043